Xilinx 現在是 AMD 的一部分 更新的隱私條款
  2. IP 核
  3. ChipScope AXI Monitor

ChipScope AXI Monitor

簡介

现金网博e百 描述

The ChipScope™ AXI Monitor core is designed to monitor and debug AXI interfaces. The core allows the probing of any signals going from a peripheral to the AXI interconnect. For example, the user can instantiate a monitor on a MicroBlaze™ instruction or data interface to observe all memory transactions going in and out of the processor.

主要特性與優勢

  • Selectable data samples
  • 具有可選寬度的通用觸發器/數據單元
  • Auto-generated CDC file
  • Multiple monitor support in single system through the use of trigger in and trigger out ports
  • Allows multiple match units per trigger group
  • Added functionality for more than one match unit per trigger group
  • Adjustable counter size for triggers
  • Selectable AXI Protocol Check monitoring for the AXI4 Memory Map and AXI4-Lite interface
  • Supports connection to AXI3 Protocol Cores
  • Supports EDK and standard CORE Generator flows

3d狮王轮盘游戏下载

器件係列:

設計工具:

技術文檔

特色技術文檔

Default Default 標題 文件類型 日期