Xilinx 現在是 AMD 的一部分 更新的隱私條款
  2. IP 核
  3. 麵向 PCI Express (PCIe) 的 Virtex-7 FPGA Gen3 集成模塊

麵向 PCI Express (PCIe) 的 Virtex-7 FPGA Gen3 集成模塊

Overview

Product Description

Xilinx provides a PCI Express Gen3 integrated block for PCI Express® (PCIe) in the Virtex®-7 XT and HT family of FPGAs. The Virtex-7 FPGA solution for PCI Express Gen3 includes all of the necessary components to create a complete solution for PCIe. Delivered through the IP Catalog, the Xilinx IP for Endpoint and Root Port simplifies the design process and reduces time-to-market.

This core combined with Xilinx Targeted Design Platforms, helps customers develop system solutions.

Key Features and Benefits

  • Compliant with the PCI Express Base Specification 3.0
  • Supported Lane width: x1, x2, x4 and x8
  • Fully compliant with PCI Express transaction ordering rules
  • Optimal buffering for high bandwidth Direct Memory Access (DMA) applications
  • Bandwidth scalability interconnect width
  • AXI4-Stream Interface

Support

器件係列:

設計工具:

Related Products:

Documentation

Featured Documents

Default Default 標題 文件類型 日期