Resource Utilization for 10G Ethernet MAC v15.1

Vivado Design Suite Release 2016.3

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

The IP core's example design is opened in Vivado Design Suite, and synthesis and implementation are run. Resource figures are taken from the utilization report issued at the end of implementation, and are for the IP instance only, excluding other parts of the example design.
LUT figures do not include LUTs used as pack-thrus, but do include LUTs used as memory.
Default Vivado Design Suite 2016.3 settings were used. You may be able to improve on these figures using different settings. Because surrounding circuitry will affect placement and timing, no guarantee can be given that these figures will be repeatable in a larger design.

Data is provided for the following device families:

Artix-7
Kintex-7

Artix-7

Part Information			Configuration Parameters								Resource Utilization
Device	Package	Speed Grade	Configuration Name	Management_Interface	Statistics_Gathering	Physical_Interface	WAN_Support	IEEE_1588	Enable_Priority_Flow_Control	Low_Latency_32_bit_MAC	LUTs	FFs	LUT-FF Pairs	DSP48s	36k BRAMs	18k BRAMs	BUFG	Speedfile Status
xc7a200t	fbg676	-2	xgmac_char_64_int_man_nostats	true	false	Internal	false	None	false		2495	2327	1085	0	0	0		PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_int_man_nostats_pfc	true	false	Internal	false	None	true		2769	2527	1163	0	0	0		PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_int_man_nostats_wan	true	false	Internal	true	None	false		2542	2360	1094	0	0	0		PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_int_man_stats	true	true	Internal	false	None	false		3078	3010	1492	0	0	0		PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_int_man_stats_pfc	true	true	Internal	false	None	true		3370	3167	1589	0	0	0		PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_int_man_stats_wan	true	true	Internal	true	None	false		3129	3023	1516	0	0	0		PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_int_no_man_nostats	false	false	Internal	false	None	false		2168	1654	875	0	0	0		PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_int_no_man_nostats_pfc	false	false	Internal	false	None	true		2329	1785	940	0	0	0		PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_int_no_man_nostats_wan	false	false	Internal	true	None	false		2194	1654	874	0	0	0		PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_xgmii_man_nostats	true	false	XGMII	false	None	false		2492	2327	1086	0	0	0	2	PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_xgmii_man_nostats_pfc	true	false	XGMII	false	None	true		2771	2527	1155	0	0	0	2	PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_xgmii_man_nostats_wan	true	false	XGMII	true	None	false		2541	2360	1110	0	0	0	2	PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_xgmii_man_stats	true	true	XGMII	false	None	false		3078	3010	1492	0	0	0	2	PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_xgmii_man_stats_pfc	true	true	XGMII	false	None	true		3360	3167	1584	0	0	0	2	PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_xgmii_man_stats_wan	true	true	XGMII	true	None	false		3129	3023	1509	0	0	0	2	PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_xgmii_no_man_nostats	false	false	XGMII	false	None	false		2163	1654	868	0	0	0	2	PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_xgmii_no_man_nostats_pfc	false	false	XGMII	false	None	true		2327	1785	931	0	0	0	2	PRODUCTION 1.15 2016-08-17
xc7a200t	fbg676	-2	xgmac_char_64_xgmii_no_man_nostats_wan	false	false	XGMII	true	None	false		2188	1654	880	0	0	0	2	PRODUCTION 1.15 2016-08-17

Kintex-7

Part Information			Configuration Parameters								Resource Utilization
Device	Package	Speed Grade	Configuration Name	Management_Interface	Statistics_Gathering	Physical_Interface	WAN_Support	IEEE_1588	Enable_Priority_Flow_Control	Low_Latency_32_bit_MAC	LUTs	FFs	LUT-FF Pairs	DSP48s	36k BRAMs	18k BRAMs	Speedfile Status
xc7k325t	fbg676	-2	xgmac_char_32_int_man_nostats	true	false	Internal	false	None	false	32bit	1652	1508	660	0	0	0	PRODUCTION 1.12 2014-09-11
xc7k325t	fbg676	-2	xgmac_char_32_int_man_nostats_pfc	true	false	Internal	false	None	true	32bit	1855	1637	752	0	0	0	PRODUCTION 1.12 2014-09-11
xc7k325t	fbg676	-2	xgmac_char_32_int_man_stats	true	true	Internal	false	None	false	32bit	2235	2187	1074	0	0	0	PRODUCTION 1.12 2014-09-11
xc7k325t	fbg676	-2	xgmac_char_32_int_man_stats_pfc	true	true	Internal	false	None	true	32bit	2511	2334	1199	0	0	0	PRODUCTION 1.12 2014-09-11
xc7k325t	fbg676	-2	xgmac_char_32_int_no_man_nostats	false	false	Internal	false	None	false	32bit	1334	890	501	0	0	0	PRODUCTION 1.12 2014-09-11
xc7k325t	fbg676	-2	xgmac_char_32_int_no_man_nostats_pfc	false	false	Internal	false	None	true	32bit	1537	1009	553	0	0	0	PRODUCTION 1.12 2014-09-11

COPYRIGHT

Copyright 2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.