Resource Utilization for SMPTE UHD-SDI TX SUBSYSTEM v2.0

Vivado Design Suite Release 2024.1

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Resource figures are taken from the utilization report issued at the end of implementation using the Out-of-Context flow in Vivado Design Suite.
The Out-of-Context IP constraints include HD.CLK_SRC properties as required to ensure correct hold timing closure: these properties are enabled using the Tcl command: set_param ips.includeClockLocationConstraints true
The frequencies used for clock inputs are stated for each test case.
LUT figures do not include LUTs used as pack-thrus, but do include LUTs used as memory.
Default Vivado Design Suite 2024.1 settings were used. You may be able to improve on these figures using different settings. Because surrounding circuitry will affect placement and timing, no guarantee can be given that these figures will be repeatable in a larger design.

Data is provided for the following device families:

Versal ACAP
Zynq UltraScale+

Versal ACAP

Part Information			Configuration Parameters										Resource Utilization
Device	Package	Speed Grade	Configuration Name	C_EXDES_BOARD	C_EXDES_CONFIG	C_VIDEO_INTF	C_LINE_RATE	C_INCLUDE_AXILITE	C_INCLUDE_ADV_FEATURES	C_INCLUDE_EDH	C_PIXELS_PER_CLOCK	Fixed clocks (MHz)	LUTs	FFs	DSPs	36k BRAMs	18k BRAMs	Speedfile Status
xcve2302	sfva784	1MP	test_wNative_SDI_woaxilite_woADVFEATUR_woEDH_6G_xcve	ZCU106	Pass-through_with_Picxo	Native_SDI	6G_SDI	false	false	true	2	sdi_tx_clk=149	1521	1884	0	0	0	ENGINEERING-SAMPLE 1.07 2023-12-22

Zynq UltraScale+

Part Information			Configuration Parameters										Resource Utilization
Device	Package	Speed Grade	Configuration Name	C_EXDES_BOARD	C_EXDES_CONFIG	C_VIDEO_INTF	C_LINE_RATE	C_INCLUDE_AXILITE	C_INCLUDE_ADV_FEATURES	C_INCLUDE_EDH	C_PIXELS_PER_CLOCK	Fixed clocks (MHz)	LUTs	FFs	DSPs	36k BRAMs	18k BRAMs	Speedfile Status
xczu9eg	ffvb1156	2	test_wAXI4SInterface_wAXILITE_wAdvfeature_woEDH_12G_8DS	ZCU106	Pass-through_with_Picxo	AXI4_Stream	12G_SDI_8DS	true	true	false	2	s_axi_aclk=100 sdi_tx_clk=297 video_in_clk=300	4288	8201	0	14	3	PRODUCTION 1.30 05-15-2022
xczu9eg	ffvb1156	2	test_wAXI4S_waxilite_wADVFEATUR_wEDH_12G_8DS	ZCU106	Pass-through_with_Picxo	AXI4_Stream	12G_SDI_8DS	true	true	true	2	s_axi_aclk=100 sdi_tx_clk=297 video_in_clk=300	4616	8603	0	14	3	PRODUCTION 1.30 05-15-2022
xczu9eg	ffvb1156	2	test_wNative_SDI_waxilite_woADVFEATUR_woEDH_12G_16DS	ZCU106	Pass-through_with_Picxo	Native_SDI	12G_SDI_16DS	true	false	false	2	s_axi_aclk=100 sdi_tx_clk=297	2591	4642	0	0	0	PRODUCTION 1.30 05-15-2022
xczu9eg	ffvb1156	2	test_wNative_SDI_waxilite_woADVFEATUR_woEDH_6G	ZCU106	Pass-through_with_Picxo	Native_SDI	6G_SDI	true	false	true	2	s_axi_aclk=100 sdi_tx_clk=149	2051	3521	0	0	0	PRODUCTION 1.30 05-15-2022
xczu9eg	ffvb1156	2	test_wNative_SDI_woaxilite_woADVFEATUR_woEDH_12G_16DS	ZCU106	Pass-through_with_Picxo	Native_SDI	12G_SDI_16DS	false	false	false	2	sdi_tx_clk=297	2194	2441	0	0	0	PRODUCTION 1.30 05-15-2022
xczu9eg	ffvb1156	2	test_wNative_SDI_woaxilite_woADVFEATUR_woEDH_6G	ZCU106	Pass-through_with_Picxo	Native_SDI	6G_SDI	false	false	true	2	sdi_tx_clk=149	1659	1828	0	0	0	PRODUCTION 1.30 05-15-2022
xczu9eg	ffvb1156	2	test_wNative_VIDEO_waxilite_wADVFEATUR_wEDH_6G	ZCU106	Pass-through_with_Picxo	Native_Video	6G_SDI	true	false	false	2	s_axi_aclk=100 sdi_tx_clk=149	2936	4983	0	12	3	PRODUCTION 1.30 05-15-2022
xczu9eg	ffvb1156	2	test_wNative_VIDEO_woaxilite_wADVFEATUR_wEDH_6G	ZCU106	Pass-through_with_Picxo	Native_Video	6G_SDI	false	false	false	2	sdi_tx_clk=149	2459	3235	0	12	3	PRODUCTION 1.30 05-15-2022
xczu9eg	ffvb1156	2	test_wNativevideo_waxilite_woADVFEATURE_woEDH_12G_8DS	ZCU106	Pass-through_with_Picxo	Native_Video	12G_SDI_8DS	true	false	false	2	s_axi_aclk=100 sdi_tx_clk=297	2938	4991	0	12	3	PRODUCTION 1.30 05-15-2022
xczu9eg	ffvb1156	2	test_wNativevideo_woaxilite_woADVFEATURE_woEDH_12G_8DS	ZCU106	Pass-through_with_Picxo	Native_Video	12G_SDI_8DS	false	false	false	2	sdi_tx_clk=297	2463	3241	0	12	3	PRODUCTION 1.30 05-15-2022

COPYRIGHT

Copyright 2024 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.