Performance and Resource Utilization for AXI MMU v2.1

Vivado Design Suite Release 2023.2

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Resource figures are taken from the utilization report issued at the end of implementation using the Out-of-Context flow in Vivado Design Suite.
The Out-of-Context IP constraints include HD.CLK_SRC properties as required to ensure correct hold timing closure: these properties are enabled using the Tcl command: set_param ips.includeClockLocationConstraints true
Maximum frequency is measured using the Out-of-Context flow to synthesize and implement the IP instance in isolation. This ensures that the design is not distorted in order to route to device pins.
Maximum frequency is the result of a binary search of attempted clock period constraints. The reported figure is the highest frequency at which the design met timing.
LUT figures do not include LUTs used as pack-thrus, but do include LUTs used as memory.
Default Vivado Design Suite 2023.2 settings were used. You may be able to improve on these figures using different settings. Because surrounding circuitry will affect placement and timing, no guarantee can be given that these figures will be repeatable in a larger design.

Data is provided for the following device families:

Artix-7
Kintex-7
Kintex UltraScale
Kintex UltraScale+
Zynq UltraScale+

Artix-7

Part Information			Configuration Parameters																																																																Performance and Resource Utilization
Device	Package	Speed Grade	Configuration Name	NUM_RANGES	SI_ADDR_WIDTH	MI_ADDR_WIDTH	PROTOCOL	READ_WRITE_MODE	DATA_WIDTH	ID_WIDTH	D000_BASE_ADDR	D000_ADDR_WIDTH	D000_READ_WRITE_MODE	D001_BASE_ADDR	D001_ADDR_WIDTH	D001_READ_WRITE_MODE	D002_BASE_ADDR	D002_ADDR_WIDTH	D002_READ_WRITE_MODE	D003_BASE_ADDR	D003_ADDR_WIDTH	D003_READ_WRITE_MODE	D004_BASE_ADDR	D004_ADDR_WIDTH	D004_READ_WRITE_MODE	D005_BASE_ADDR	D005_ADDR_WIDTH	D005_READ_WRITE_MODE	D006_BASE_ADDR	D006_ADDR_WIDTH	D006_READ_WRITE_MODE	D007_BASE_ADDR	D007_ADDR_WIDTH	D007_READ_WRITE_MODE	D008_BASE_ADDR	D008_ADDR_WIDTH	D008_READ_WRITE_MODE	D009_BASE_ADDR	D009_ADDR_WIDTH	D009_READ_WRITE_MODE	D010_BASE_ADDR	D010_ADDR_WIDTH	D010_READ_WRITE_MODE	D011_BASE_ADDR	D011_ADDR_WIDTH	D011_READ_WRITE_MODE	D012_BASE_ADDR	D012_ADDR_WIDTH	D012_READ_WRITE_MODE	D013_BASE_ADDR	D013_ADDR_WIDTH	D013_READ_WRITE_MODE	D014_BASE_ADDR	D014_ADDR_WIDTH	D014_READ_WRITE_MODE	D015_BASE_ADDR	D015_ADDR_WIDTH	D015_READ_WRITE_MODE	D016_BASE_ADDR	D016_ADDR_WIDTH	D016_READ_WRITE_MODE	D017_BASE_ADDR	D017_ADDR_WIDTH	D017_READ_WRITE_MODE	D018_BASE_ADDR	D018_ADDR_WIDTH	D018_READ_WRITE_MODE	D019_BASE_ADDR	D019_ADDR_WIDTH	D019_READ_WRITE_MODE	D020_BASE_ADDR	D020_ADDR_WIDTH	D020_READ_WRITE_MODE	D021_BASE_ADDR	D021_ADDR_WIDTH	D021_READ_WRITE_MODE	D022_BASE_ADDR	D022_ADDR_WIDTH	D022_READ_WRITE_MODE	D023_BASE_ADDR	D023_ADDR_WIDTH	D023_READ_WRITE_MODE	D024_BASE_ADDR	D024_ADDR_WIDTH	D024_READ_WRITE_MODE	D025_BASE_ADDR	D025_ADDR_WIDTH	D025_READ_WRITE_MODE	D026_BASE_ADDR	D026_ADDR_WIDTH	D026_READ_WRITE_MODE	D027_BASE_ADDR	D027_ADDR_WIDTH	D027_READ_WRITE_MODE	D028_BASE_ADDR	D028_ADDR_WIDTH	D028_READ_WRITE_MODE	D029_BASE_ADDR	D029_ADDR_WIDTH	D029_READ_WRITE_MODE	D030_BASE_ADDR	D030_ADDR_WIDTH	D030_READ_WRITE_MODE	D031_BASE_ADDR	D031_ADDR_WIDTH	D031_READ_WRITE_MODE	Clock Input	Fmax (MHz)	LUTs	FFs	DSPs	36k BRAMs	18k BRAMs	Speedfile Status
xc7a200t	fbg676	2	nx1_7a2	1	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE																																																																																														N/A	395	614	179	0	0	0	PRODUCTION 1.23 2018-06-13
xc7a200t	fbg676	2	nx32_7a2	32	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE	0x0000000000010000	16	READ_WRITE	0x0000000000020000	16	READ_WRITE	0x0000000000030000	16	READ_WRITE	0x0000000000040000	16	READ_WRITE	0x0000000000050000	16	READ_WRITE	0x0000000000060000	16	READ_WRITE	0x0000000000070000	16	READ_WRITE	0x0000000000080000	16	READ_WRITE	0x0000000000090000	16	READ_WRITE	0x00000000000a0000	16	READ_WRITE	0x00000000000b0000	16	READ_WRITE	0x00000000000c0000	16	READ_WRITE	0x00000000000d0000	16	READ_WRITE	0x00000000000e0000	16	READ_WRITE	0x00000000000f0000	16	READ_WRITE	0x0000000000100000	16	READ_WRITE	0x0000000000110000	16	READ_WRITE	0x0000000000120000	16	READ_WRITE	0x0000000000130000	16	READ_WRITE	0x0000000000140000	16	READ_WRITE	0x0000000000150000	16	READ_WRITE	0x0000000000160000	16	READ_WRITE	0x0000000000170000	16	READ_WRITE	0x0000000000180000	16	READ_WRITE	0x0000000000190000	16	READ_WRITE	0x00000000001a0000	16	READ_WRITE	0x00000000001b0000	16	READ_WRITE	0x00000000001c0000	16	READ_WRITE	0x00000000001d0000	16	READ_WRITE	0x00000000001e0000	16	READ_WRITE	0x00000000001f0000	16	READ_WRITE	N/A	385	618	179	0	0	0	PRODUCTION 1.23 2018-06-13
xc7a200t	fbg676	2	nx4_7a2	4	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE	0x0000000000010000	16	READ_WRITE	0x0000000000020000	16	READ_WRITE	0x0000000000030000	16	READ_WRITE																																																																																					N/A	375	615	179	0	0	0	PRODUCTION 1.23 2018-06-13

Kintex-7

Part Information			Configuration Parameters																																																																Performance and Resource Utilization
Device	Package	Speed Grade	Configuration Name	NUM_RANGES	SI_ADDR_WIDTH	MI_ADDR_WIDTH	PROTOCOL	READ_WRITE_MODE	DATA_WIDTH	ID_WIDTH	D000_BASE_ADDR	D000_ADDR_WIDTH	D000_READ_WRITE_MODE	D001_BASE_ADDR	D001_ADDR_WIDTH	D001_READ_WRITE_MODE	D002_BASE_ADDR	D002_ADDR_WIDTH	D002_READ_WRITE_MODE	D003_BASE_ADDR	D003_ADDR_WIDTH	D003_READ_WRITE_MODE	D004_BASE_ADDR	D004_ADDR_WIDTH	D004_READ_WRITE_MODE	D005_BASE_ADDR	D005_ADDR_WIDTH	D005_READ_WRITE_MODE	D006_BASE_ADDR	D006_ADDR_WIDTH	D006_READ_WRITE_MODE	D007_BASE_ADDR	D007_ADDR_WIDTH	D007_READ_WRITE_MODE	D008_BASE_ADDR	D008_ADDR_WIDTH	D008_READ_WRITE_MODE	D009_BASE_ADDR	D009_ADDR_WIDTH	D009_READ_WRITE_MODE	D010_BASE_ADDR	D010_ADDR_WIDTH	D010_READ_WRITE_MODE	D011_BASE_ADDR	D011_ADDR_WIDTH	D011_READ_WRITE_MODE	D012_BASE_ADDR	D012_ADDR_WIDTH	D012_READ_WRITE_MODE	D013_BASE_ADDR	D013_ADDR_WIDTH	D013_READ_WRITE_MODE	D014_BASE_ADDR	D014_ADDR_WIDTH	D014_READ_WRITE_MODE	D015_BASE_ADDR	D015_ADDR_WIDTH	D015_READ_WRITE_MODE	D016_BASE_ADDR	D016_ADDR_WIDTH	D016_READ_WRITE_MODE	D017_BASE_ADDR	D017_ADDR_WIDTH	D017_READ_WRITE_MODE	D018_BASE_ADDR	D018_ADDR_WIDTH	D018_READ_WRITE_MODE	D019_BASE_ADDR	D019_ADDR_WIDTH	D019_READ_WRITE_MODE	D020_BASE_ADDR	D020_ADDR_WIDTH	D020_READ_WRITE_MODE	D021_BASE_ADDR	D021_ADDR_WIDTH	D021_READ_WRITE_MODE	D022_BASE_ADDR	D022_ADDR_WIDTH	D022_READ_WRITE_MODE	D023_BASE_ADDR	D023_ADDR_WIDTH	D023_READ_WRITE_MODE	D024_BASE_ADDR	D024_ADDR_WIDTH	D024_READ_WRITE_MODE	D025_BASE_ADDR	D025_ADDR_WIDTH	D025_READ_WRITE_MODE	D026_BASE_ADDR	D026_ADDR_WIDTH	D026_READ_WRITE_MODE	D027_BASE_ADDR	D027_ADDR_WIDTH	D027_READ_WRITE_MODE	D028_BASE_ADDR	D028_ADDR_WIDTH	D028_READ_WRITE_MODE	D029_BASE_ADDR	D029_ADDR_WIDTH	D029_READ_WRITE_MODE	D030_BASE_ADDR	D030_ADDR_WIDTH	D030_READ_WRITE_MODE	D031_BASE_ADDR	D031_ADDR_WIDTH	D031_READ_WRITE_MODE	Clock Input	Fmax (MHz)	LUTs	FFs	DSPs	36k BRAMs	18k BRAMs	Speedfile Status
xc7k325t	ffg900	2	nx32_7k2	32	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE	0x0000000000010000	16	READ_WRITE	0x0000000000020000	16	READ_WRITE	0x0000000000030000	16	READ_WRITE	0x0000000000040000	16	READ_WRITE	0x0000000000050000	16	READ_WRITE	0x0000000000060000	16	READ_WRITE	0x0000000000070000	16	READ_WRITE	0x0000000000080000	16	READ_WRITE	0x0000000000090000	16	READ_WRITE	0x00000000000a0000	16	READ_WRITE	0x00000000000b0000	16	READ_WRITE	0x00000000000c0000	16	READ_WRITE	0x00000000000d0000	16	READ_WRITE	0x00000000000e0000	16	READ_WRITE	0x00000000000f0000	16	READ_WRITE	0x0000000000100000	16	READ_WRITE	0x0000000000110000	16	READ_WRITE	0x0000000000120000	16	READ_WRITE	0x0000000000130000	16	READ_WRITE	0x0000000000140000	16	READ_WRITE	0x0000000000150000	16	READ_WRITE	0x0000000000160000	16	READ_WRITE	0x0000000000170000	16	READ_WRITE	0x0000000000180000	16	READ_WRITE	0x0000000000190000	16	READ_WRITE	0x00000000001a0000	16	READ_WRITE	0x00000000001b0000	16	READ_WRITE	0x00000000001c0000	16	READ_WRITE	0x00000000001d0000	16	READ_WRITE	0x00000000001e0000	16	READ_WRITE	0x00000000001f0000	16	READ_WRITE	N/A	619	618	180	0	0	0	PRODUCTION 1.12 2017-02-17
xc7k325t	ffg900	2	nx4_7k2	4	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE	0x0000000000010000	16	READ_WRITE	0x0000000000020000	16	READ_WRITE	0x0000000000030000	16	READ_WRITE																																																																																					N/A	629	621	180	0	0	0	PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information			Configuration Parameters																																																																Performance and Resource Utilization
Device	Package	Speed Grade	Configuration Name	NUM_RANGES	SI_ADDR_WIDTH	MI_ADDR_WIDTH	PROTOCOL	READ_WRITE_MODE	DATA_WIDTH	ID_WIDTH	D000_BASE_ADDR	D000_ADDR_WIDTH	D000_READ_WRITE_MODE	D001_BASE_ADDR	D001_ADDR_WIDTH	D001_READ_WRITE_MODE	D002_BASE_ADDR	D002_ADDR_WIDTH	D002_READ_WRITE_MODE	D003_BASE_ADDR	D003_ADDR_WIDTH	D003_READ_WRITE_MODE	D004_BASE_ADDR	D004_ADDR_WIDTH	D004_READ_WRITE_MODE	D005_BASE_ADDR	D005_ADDR_WIDTH	D005_READ_WRITE_MODE	D006_BASE_ADDR	D006_ADDR_WIDTH	D006_READ_WRITE_MODE	D007_BASE_ADDR	D007_ADDR_WIDTH	D007_READ_WRITE_MODE	D008_BASE_ADDR	D008_ADDR_WIDTH	D008_READ_WRITE_MODE	D009_BASE_ADDR	D009_ADDR_WIDTH	D009_READ_WRITE_MODE	D010_BASE_ADDR	D010_ADDR_WIDTH	D010_READ_WRITE_MODE	D011_BASE_ADDR	D011_ADDR_WIDTH	D011_READ_WRITE_MODE	D012_BASE_ADDR	D012_ADDR_WIDTH	D012_READ_WRITE_MODE	D013_BASE_ADDR	D013_ADDR_WIDTH	D013_READ_WRITE_MODE	D014_BASE_ADDR	D014_ADDR_WIDTH	D014_READ_WRITE_MODE	D015_BASE_ADDR	D015_ADDR_WIDTH	D015_READ_WRITE_MODE	D016_BASE_ADDR	D016_ADDR_WIDTH	D016_READ_WRITE_MODE	D017_BASE_ADDR	D017_ADDR_WIDTH	D017_READ_WRITE_MODE	D018_BASE_ADDR	D018_ADDR_WIDTH	D018_READ_WRITE_MODE	D019_BASE_ADDR	D019_ADDR_WIDTH	D019_READ_WRITE_MODE	D020_BASE_ADDR	D020_ADDR_WIDTH	D020_READ_WRITE_MODE	D021_BASE_ADDR	D021_ADDR_WIDTH	D021_READ_WRITE_MODE	D022_BASE_ADDR	D022_ADDR_WIDTH	D022_READ_WRITE_MODE	D023_BASE_ADDR	D023_ADDR_WIDTH	D023_READ_WRITE_MODE	D024_BASE_ADDR	D024_ADDR_WIDTH	D024_READ_WRITE_MODE	D025_BASE_ADDR	D025_ADDR_WIDTH	D025_READ_WRITE_MODE	D026_BASE_ADDR	D026_ADDR_WIDTH	D026_READ_WRITE_MODE	D027_BASE_ADDR	D027_ADDR_WIDTH	D027_READ_WRITE_MODE	D028_BASE_ADDR	D028_ADDR_WIDTH	D028_READ_WRITE_MODE	D029_BASE_ADDR	D029_ADDR_WIDTH	D029_READ_WRITE_MODE	D030_BASE_ADDR	D030_ADDR_WIDTH	D030_READ_WRITE_MODE	D031_BASE_ADDR	D031_ADDR_WIDTH	D031_READ_WRITE_MODE	Clock Input	Fmax (MHz)	LUTs	FFs	DSPs	36k BRAMs	18k BRAMs	Speedfile Status
xcku040	ffva1156	2	nx32_ku040	32	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE	0x0000000000010000	16	READ_WRITE	0x0000000000020000	16	READ_WRITE	0x0000000000030000	16	READ_WRITE	0x0000000000040000	16	READ_WRITE	0x0000000000050000	16	READ_WRITE	0x0000000000060000	16	READ_WRITE	0x0000000000070000	16	READ_WRITE	0x0000000000080000	16	READ_WRITE	0x0000000000090000	16	READ_WRITE	0x00000000000a0000	16	READ_WRITE	0x00000000000b0000	16	READ_WRITE	0x00000000000c0000	16	READ_WRITE	0x00000000000d0000	16	READ_WRITE	0x00000000000e0000	16	READ_WRITE	0x00000000000f0000	16	READ_WRITE	0x0000000000100000	16	READ_WRITE	0x0000000000110000	16	READ_WRITE	0x0000000000120000	16	READ_WRITE	0x0000000000130000	16	READ_WRITE	0x0000000000140000	16	READ_WRITE	0x0000000000150000	16	READ_WRITE	0x0000000000160000	16	READ_WRITE	0x0000000000170000	16	READ_WRITE	0x0000000000180000	16	READ_WRITE	0x0000000000190000	16	READ_WRITE	0x00000000001a0000	16	READ_WRITE	0x00000000001b0000	16	READ_WRITE	0x00000000001c0000	16	READ_WRITE	0x00000000001d0000	16	READ_WRITE	0x00000000001e0000	16	READ_WRITE	0x00000000001f0000	16	READ_WRITE	N/A	700	617	179	0	0	0	PRODUCTION 1.25 12-04-2018
xcku040	ffva1156	2	nx4_ku04	4	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE	0x0000000000010000	16	READ_WRITE	0x0000000000020000	16	READ_WRITE	0x0000000000030000	16	READ_WRITE																																																																																					N/A	771	613	179	0	0	0	PRODUCTION 1.25 12-04-2018
xcku040	ffva1156	2	nx4_ku040	4	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE	0x0000000000010000	16	READ_WRITE	0x0000000000020000	16	READ_WRITE	0x0000000000030000	16	READ_WRITE																																																																																					N/A	771	613	179	0	0	0	PRODUCTION 1.25 12-04-2018

Kintex UltraScale+

Part Information			Configuration Parameters																																																																Performance and Resource Utilization
Device	Package	Speed Grade	Configuration Name	NUM_RANGES	SI_ADDR_WIDTH	MI_ADDR_WIDTH	PROTOCOL	READ_WRITE_MODE	DATA_WIDTH	ID_WIDTH	D000_BASE_ADDR	D000_ADDR_WIDTH	D000_READ_WRITE_MODE	D001_BASE_ADDR	D001_ADDR_WIDTH	D001_READ_WRITE_MODE	D002_BASE_ADDR	D002_ADDR_WIDTH	D002_READ_WRITE_MODE	D003_BASE_ADDR	D003_ADDR_WIDTH	D003_READ_WRITE_MODE	D004_BASE_ADDR	D004_ADDR_WIDTH	D004_READ_WRITE_MODE	D005_BASE_ADDR	D005_ADDR_WIDTH	D005_READ_WRITE_MODE	D006_BASE_ADDR	D006_ADDR_WIDTH	D006_READ_WRITE_MODE	D007_BASE_ADDR	D007_ADDR_WIDTH	D007_READ_WRITE_MODE	D008_BASE_ADDR	D008_ADDR_WIDTH	D008_READ_WRITE_MODE	D009_BASE_ADDR	D009_ADDR_WIDTH	D009_READ_WRITE_MODE	D010_BASE_ADDR	D010_ADDR_WIDTH	D010_READ_WRITE_MODE	D011_BASE_ADDR	D011_ADDR_WIDTH	D011_READ_WRITE_MODE	D012_BASE_ADDR	D012_ADDR_WIDTH	D012_READ_WRITE_MODE	D013_BASE_ADDR	D013_ADDR_WIDTH	D013_READ_WRITE_MODE	D014_BASE_ADDR	D014_ADDR_WIDTH	D014_READ_WRITE_MODE	D015_BASE_ADDR	D015_ADDR_WIDTH	D015_READ_WRITE_MODE	D016_BASE_ADDR	D016_ADDR_WIDTH	D016_READ_WRITE_MODE	D017_BASE_ADDR	D017_ADDR_WIDTH	D017_READ_WRITE_MODE	D018_BASE_ADDR	D018_ADDR_WIDTH	D018_READ_WRITE_MODE	D019_BASE_ADDR	D019_ADDR_WIDTH	D019_READ_WRITE_MODE	D020_BASE_ADDR	D020_ADDR_WIDTH	D020_READ_WRITE_MODE	D021_BASE_ADDR	D021_ADDR_WIDTH	D021_READ_WRITE_MODE	D022_BASE_ADDR	D022_ADDR_WIDTH	D022_READ_WRITE_MODE	D023_BASE_ADDR	D023_ADDR_WIDTH	D023_READ_WRITE_MODE	D024_BASE_ADDR	D024_ADDR_WIDTH	D024_READ_WRITE_MODE	D025_BASE_ADDR	D025_ADDR_WIDTH	D025_READ_WRITE_MODE	D026_BASE_ADDR	D026_ADDR_WIDTH	D026_READ_WRITE_MODE	D027_BASE_ADDR	D027_ADDR_WIDTH	D027_READ_WRITE_MODE	D028_BASE_ADDR	D028_ADDR_WIDTH	D028_READ_WRITE_MODE	D029_BASE_ADDR	D029_ADDR_WIDTH	D029_READ_WRITE_MODE	D030_BASE_ADDR	D030_ADDR_WIDTH	D030_READ_WRITE_MODE	D031_BASE_ADDR	D031_ADDR_WIDTH	D031_READ_WRITE_MODE	Clock Input	Fmax (MHz)	LUTs	FFs	DSPs	36k BRAMs	18k BRAMs	Speedfile Status
xcku5p	ffvb676	2	nx1_ku2	1	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE																																																																																														N/A	1096	613	179	0	0	0	PRODUCTION 1.29 05-01-2022
xcku5p	ffvb676	2	nx4_ku2	4	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE	0x0000000000010000	16	READ_WRITE	0x0000000000020000	16	READ_WRITE	0x0000000000030000	16	READ_WRITE																																																																																					N/A	984	608	179	0	0	0	PRODUCTION 1.29 05-01-2022

Zynq UltraScale+

Part Information			Configuration Parameters																																																																Performance and Resource Utilization
Device	Package	Speed Grade	Configuration Name	NUM_RANGES	SI_ADDR_WIDTH	MI_ADDR_WIDTH	PROTOCOL	READ_WRITE_MODE	DATA_WIDTH	ID_WIDTH	D000_BASE_ADDR	D000_ADDR_WIDTH	D000_READ_WRITE_MODE	D001_BASE_ADDR	D001_ADDR_WIDTH	D001_READ_WRITE_MODE	D002_BASE_ADDR	D002_ADDR_WIDTH	D002_READ_WRITE_MODE	D003_BASE_ADDR	D003_ADDR_WIDTH	D003_READ_WRITE_MODE	D004_BASE_ADDR	D004_ADDR_WIDTH	D004_READ_WRITE_MODE	D005_BASE_ADDR	D005_ADDR_WIDTH	D005_READ_WRITE_MODE	D006_BASE_ADDR	D006_ADDR_WIDTH	D006_READ_WRITE_MODE	D007_BASE_ADDR	D007_ADDR_WIDTH	D007_READ_WRITE_MODE	D008_BASE_ADDR	D008_ADDR_WIDTH	D008_READ_WRITE_MODE	D009_BASE_ADDR	D009_ADDR_WIDTH	D009_READ_WRITE_MODE	D010_BASE_ADDR	D010_ADDR_WIDTH	D010_READ_WRITE_MODE	D011_BASE_ADDR	D011_ADDR_WIDTH	D011_READ_WRITE_MODE	D012_BASE_ADDR	D012_ADDR_WIDTH	D012_READ_WRITE_MODE	D013_BASE_ADDR	D013_ADDR_WIDTH	D013_READ_WRITE_MODE	D014_BASE_ADDR	D014_ADDR_WIDTH	D014_READ_WRITE_MODE	D015_BASE_ADDR	D015_ADDR_WIDTH	D015_READ_WRITE_MODE	D016_BASE_ADDR	D016_ADDR_WIDTH	D016_READ_WRITE_MODE	D017_BASE_ADDR	D017_ADDR_WIDTH	D017_READ_WRITE_MODE	D018_BASE_ADDR	D018_ADDR_WIDTH	D018_READ_WRITE_MODE	D019_BASE_ADDR	D019_ADDR_WIDTH	D019_READ_WRITE_MODE	D020_BASE_ADDR	D020_ADDR_WIDTH	D020_READ_WRITE_MODE	D021_BASE_ADDR	D021_ADDR_WIDTH	D021_READ_WRITE_MODE	D022_BASE_ADDR	D022_ADDR_WIDTH	D022_READ_WRITE_MODE	D023_BASE_ADDR	D023_ADDR_WIDTH	D023_READ_WRITE_MODE	D024_BASE_ADDR	D024_ADDR_WIDTH	D024_READ_WRITE_MODE	D025_BASE_ADDR	D025_ADDR_WIDTH	D025_READ_WRITE_MODE	D026_BASE_ADDR	D026_ADDR_WIDTH	D026_READ_WRITE_MODE	D027_BASE_ADDR	D027_ADDR_WIDTH	D027_READ_WRITE_MODE	D028_BASE_ADDR	D028_ADDR_WIDTH	D028_READ_WRITE_MODE	D029_BASE_ADDR	D029_ADDR_WIDTH	D029_READ_WRITE_MODE	D030_BASE_ADDR	D030_ADDR_WIDTH	D030_READ_WRITE_MODE	D031_BASE_ADDR	D031_ADDR_WIDTH	D031_READ_WRITE_MODE	Clock Input	Fmax (MHz)	LUTs	FFs	DSPs	36k BRAMs	18k BRAMs	Speedfile Status
xczu9eg	ffvb1156	2	nx1_zu	1	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE																																																																																														N/A	984	615	179	0	0	0	PRODUCTION 1.30 05-15-2022
xczu9eg	ffvb1156	2	nx32_zu	32	32	32	AXI4	READ_WRITE	1024	4	0x0000000000000000	16	READ_WRITE	0x0000000000010000	16	READ_WRITE	0x0000000000020000	16	READ_WRITE	0x0000000000030000	16	READ_WRITE	0x0000000000040000	16	READ_WRITE	0x0000000000050000	16	READ_WRITE	0x0000000000060000	16	READ_WRITE	0x0000000000070000	16	READ_WRITE	0x0000000000080000	16	READ_WRITE	0x0000000000090000	16	READ_WRITE	0x00000000000a0000	16	READ_WRITE	0x00000000000b0000	16	READ_WRITE	0x00000000000c0000	16	READ_WRITE	0x00000000000d0000	16	READ_WRITE	0x00000000000e0000	16	READ_WRITE	0x00000000000f0000	16	READ_WRITE	0x0000000000100000	16	READ_WRITE	0x0000000000110000	16	READ_WRITE	0x0000000000120000	16	READ_WRITE	0x0000000000130000	16	READ_WRITE	0x0000000000140000	16	READ_WRITE	0x0000000000150000	16	READ_WRITE	0x0000000000160000	16	READ_WRITE	0x0000000000170000	16	READ_WRITE	0x0000000000180000	16	READ_WRITE	0x0000000000190000	16	READ_WRITE	0x00000000001a0000	16	READ_WRITE	0x00000000001b0000	16	READ_WRITE	0x00000000001c0000	16	READ_WRITE	0x00000000001d0000	16	READ_WRITE	0x00000000001e0000	16	READ_WRITE	0x00000000001f0000	16	READ_WRITE	N/A	944	612	179	0	0	0	PRODUCTION 1.30 05-15-2022

COPYRIGHT

Copyright 2023 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.